Introduction
Increasing CMOS device variability has become one of the most acute problems facing the semiconductor manufacturing and design industries at, and beyond, the 45 nm technology generation. Most problematic of all is the statistical variability introduced by the discreteness of charge and granularity of matter in transistors with features already of molecular dimensions [i] . Two transistors next to each other on the chip with exactly the same geometries and strain distributions may have characteristics from each end of a wide statistical distribution. In conjunction with statistical variability [ii] , negative bias temperature instability (NBTI) and/or hot carrier degradation can result in acute statistical reliability problems. It already profoundly affects SRAM design, and in logic circuits causes statistical timing problems and is increasingly leading to hard digital faults. In both cases, statistical variability restricts supply voltage scaling, adding to power dissipation problems [iii] . In this invited paper we describe recent advances in predictive physical simulation of statistical variability using drift diffusion (DD), Monte Carlo (MC) and quantum transport (QT) simulation techniques.
Drift Diffusion Simulations
For many years 3D drift diffusion simulations have been the workhorse of the statistical variability simulations. They have been used to identify the main sources of statistical variability illustrated in Fig. 1 including random discrete dopants, line edge roughness and polisilicon granularity.
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Poly Si granularity Line edge roughness The main difficulty in using 3D drift diffusion simulations in conjunction with random discrete dopants is the carrier trapping in the sharply resolved Coulomb well which can result in acute mesh sensitivity of the results. The best solution is to use density gradient quantum corrections applied to both electrons and holes in the solution domain. We will present careful comparison and validation of DD simulations of threshold voltage variability in 45 nm technology generation devices. This has enabled the predictive simulation of the expected threshold voltage variability at 32 nm and 22 nm technology generation devices with bulk, thin body SOI and double gate architecture. Ground-breaking simulations of >10 5 statistical samples has allowed us to study with confidence the shape of the distribution at 5 and to highlight the underlying physical reasons. We will also present results illustrating the statistical nature of the device reliability in advanced CMOS devices in the presence of variability sources Monte Carlo Simulations DD capture well the electrostatic impact of the statistical variability sources and provide accurate and reliable results in respect of threshold voltage and leakage variability. However, for the estimation of the on-current variability, DD simulations are unreliable and inaccurate. They cannot handle the nonequilibrium quasibalistic transport in modern nano CMOS transistors and, most importantly, the transport variations due to scattering from the Coulomb potential of random discrete dopants and from channel potential and quantisation variation associated with other variability sources. We have developed 3D MC simulation techniques that capture transport variability associated with random discrete dopants featuring 'ab-initio' ionised impurity scattering through the real space trajectories of the MC particles. We will present results comparing the on current variability obtained from DD and MC simulation in a variety of scaled bulk and fully depleted SOI MOSFTs.
Quantum Transport Simulations
Strong quantum confinement and tunnelling in future sub 10 nm multi gate device devices architectures call for full-scale quantum transport (QT) simulations. We will report a systematic quantum transport simulation study of atomic scale current variability in n-channel all gate around sub 10 nm channel length transistorsin the presence of random discrete donors in the S/D regions and interface roughness in the channel on a truly statistical scale. The current variability in a 6x2x2 nm channel nanowire type MOSFET is illustrated in Fig. 2 . The potential and electron concentration distributions in three transistors with the highs, lowes and median currents is shown in Fig 3. 
